Print this page
XXXX introduce drv_sectohz

Split Close
Expand all
Collapse all
          --- old/usr/src/uts/sparc/io/pciex/pcieb_sparc.c
          +++ new/usr/src/uts/sparc/io/pciex/pcieb_sparc.c
↓ open down ↓ 492 lines elided ↑ open up ↑
 493  493          if (ddi_dev_nregs(dip, &nregs) != DDI_SUCCESS)
 494  494                  return;
 495  495          if (nregs < 2)  /* check for CONF entry only, no BARs */
 496  496                  return;
 497  497          if (ddi_dev_regsize(dip, 1, &bar_size) != DDI_SUCCESS)
 498  498                  return;
 499  499          if (ddi_regs_map_setup(dip, 1, (caddr_t *)&mp, 0, bar_size,
 500  500              &mattr, &h) != DDI_SUCCESS)
 501  501                  return;
 502  502          ddi_put32(h, (uint32_t *)((uchar_t *)mp + addr_reg_off), data);
 503      -        delay(drv_usectohz(1000000));
      503 +        delay(drv_sectohz(1));
 504  504          printf("%s#%d: EEPROM StatusReg = %x, CRC = %x\n",
 505  505              ddi_driver_name(dip), ddi_get_instance(dip),
 506  506              ddi_get32(h, (uint32_t *)((uchar_t *)mp + addr_reg_off)),
 507  507              ddi_get32(h, (uint32_t *)((uchar_t *)mp + data_reg_off)));
 508  508  #ifdef PLX_HOT_RESET_DISABLE
 509  509          /* prevent hot reset from propogating downstream. */
 510  510          data = ddi_get32(h, (uint32_t *)((uchar_t *)mp + 0x1DC));
 511  511          ddi_put32(h, (uint32_t *)((uchar_t *)mp + 0x1DC), data | 0x80000);
 512      -        delay(drv_usectohz(1000000));
      512 +        delay(drv_sectohz(1));
 513  513          printf("%s#%d: EEPROM 0x1DC prewrite=%x postwrite=%x\n",
 514  514              ddi_driver_name(dip), ddi_get_instance(dip), data,
 515  515              ddi_get32(h, (uint32_t *)((uchar_t *)mp + 0x1DC)));
 516  516  #endif /* PLX_HOT_RESET_DISABLE */
 517  517          ddi_regs_map_free(&h);
 518  518  }
 519  519  #endif /* PRINT_PLX_SEEPROM_CRC */
 520  520  #endif /* PX_PLX */
    
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX